Senior Design Verification Engineer
Cisco · Belgrade
Job description
About the role
Join Cisco's SiliconOne team in Serbia, focusing on ASIC functional verification for high‑performance networking chips used in data centers worldwide. You will work on SystemVerilog/UVM verification, collaborating with global design, emulation, compiler and software teams.
Key responsibilities
- Implement DV infrastructure for block, cluster, and top‑level environments.
- Maintain and enhance existing verification environments.
- Ensure complete verification coverage through code and functional coverage implementation and review.
- Collaborate with architects and designers to guarantee verification completeness.
- Support emulation tests and prepare for post‑silicon validation.
Required profile
- 5+ years of experience in digital logic design verification.
- Advanced knowledge of SystemVerilog and UVM.
- Advanced debug skills pre‑silicon and in‑lab.
Required skills
- Scripting abilities.
- System integration knowledge (AMBA, PCIe, SPI, I2C, JTAG, CPU).
- Basic software knowledge at chip‑driver level.
- Basic design knowledge.
Questions fréquentes
Why are you reporting this job?
Explore further
Salaries, guides and searches in Serbia.
Salary: Senior DevOps Engineer Based on 8 job offers in SerbiaSalaries by job title
Apply in 30 seconds
Enter your email to apply. An account will be created automatically.
By continuing, you accept our terms of use.
Already have an account? Login
Published 3 days ago
Expires 1 month from now
17 views · 0 interested
Boost your chances
Upload your CV — we will match you with relevant openings.
Analyzing your CV...
Cisco
Belgrade
Related job offers
-
Customer Support Engineer
Telesign Belgrade -
Tim lider tima za FTTH instalacije
CETIN Serbia Belgrade -
Tehničar za instalaciju i održavanje fiksne mreže
A1 Srbija d.o.o. Belgrade -
RF Analog Layout Engineer – FinFET Technology
Capgemini Engineering Novi Sad et périphérie -
Hardware Electronics R&D Engineer
Quectel Belgrade